In the Claims:

22

therewith; and

```
Please amend Claim 1 as follows.
1
2
         (Three Times Amended) A data processing system
3
    1.
4
    comprising:
5
         a communication bus;
6
         a master state plurality of data processing unit
    units, the data processing units including:
7
         a communication bus, the master state data processing
8
    unit exchanging asynchronous transfer mode protocol signals
9
10
    with the bus; and
         at least one slave state-data processing unit, the
11
    slave-state data processing unit including:
12
13
              a central processing unit;
14
              a direct memory access unit coupled to the
    central processing unit, and
15
              a Utopia mode interface unit coupled to the
16
    direct memory access unit, the Utopia interface unit acting
17
    in a receive mode and in a transmit mode; the Utopia
18
    transfer mode interface unit having:
19
                   a processor coupled to the communication bus
20
21
    and exchanging asynchronous transfer mode protocol signals
```

a buffer memory unit, the buffer memory unit 1 buffering data signals between the direct memory access 2 unit and the processor, wherein the transfer of data cells 3 between the buffer memory unit and the direct memory interface unit is determined by an event signal, the event 5 signal indicating to the direct memory access unit that a 6 data cell is stored in the buffer memory unit in the 7 8 receive mode, the event signal indicating to the direct memory access unit that space for a data cell is available 9 in buffer memory unit in the transmit mode; 10 wherein one of the data processing units operates in a 11 12 master mode and the remainder of the data processing units 13 operate in a slave mode. 14 2. (Previously Cancelled) The data processing 15 system as recited in claim 1 wherein the Utopia interface 16 unit can act in a receive mode and in a transmit mode. 17 18 3. (Original) The data processing system as 19 recited in claim 1 wherein the buffer memory unit is a 20 first-in/first-out memory unit. 21 22 The data processing system as 4. (Original) 23 recited in claim 1 wherein the processor includes: 24

#148510 TI-31779 Page 4

an output interface unit; and wherein the buffer

an input interface unit; and

memory unit includes:

25

26

27

an input buffer memory unit, wherein the transfer
between the input buffer memory unit and the direct memory
access unit is determined by a receive event signal; and
an output buffer memory unit, wherein the transfer
between the direct memory access unit and the output buffer
memory unit is determined by a transmit event signal.

7

5. (Original) The data processing system as recited in claim 4 wherein data is transferred from the communication bus to the input buffer memory unit, and wherein data is transferred from the output buffer memory unit to the communication unit through the output interface unit.

14

15 6. (Original) The data processing system as 16 recited in claim 5 wherein in the input buffer memory unit 17 and the output buffer memory units are first-in/first-out 18 memory units.

19

The data processing system as 20 7. (Original) 21 recited in claim 4 wherein the receive event signal is generated when the buffer memory unit has a complete data 22 cell stored therein, the receive event signal being cleared 23 when transfer between the buffer memory unit and the direct 24 memory access unit is begun, and wherein the transmit event 25 signal is generated when the buffer memory unit has space 26

- 1 for a complete data cell, the transmit event signal being
- 2 cleared when the transfer of the data cell to the buffer
- 3 memory unit from the direct memory access unit is begun.

4

5 Please amend Claim 8 as follows.

6

- 7 8. (Three Times Amended) A data processing system
- 8 comprising: including at least one slave-state data
- 9 processing unit; a communication bus the master-state-data
- 10 processing unit for exchanging asynchronous transfer mode
- 11 protocol signals, with the bus; and a master state
- 12 plurality of data processing unit units, the master-state
- 13 data processing unit-including units having:
- 14 a central processing unit;
- a direct memory access unit coupled to the central
- 16 processing unit, and
- a Utopia interface unit coupled to between the direct
- 18 memory access unit; the Utopia interface unit having
- 19 comprising:
- a processor coupled to the communication bus
- 21 and exchanging asynchronous transfer mode protocol signals
- 22 therewith; and
- a buffer memory unit, the buffer memory unit
- 24 buffering data signals between the direct memory access
- 25 unit and the processor, an event signal indicating to the
- 26 direct memory access unit when a data cell has been

```
received by the buffer memory unit in a receive mode, an
event signal indicating to the direct memory access unit
that space for a data cell is available in the receive
mode;
```

wherein the UTOPIA interface unit can send and receive signals in either the master-mode or the slave-mode.

7

- 8 9. (Original) The data processing system as 9 recited in claim 8 wherein the processor includes:
- an input interface unit; and
- an output interface unit: and wherein the buffer
- 12 memory unit includes;
- an input buffer memory unit; and
- an output buffer memory unit.

15

- 10. (Original) The data processing system as
 recited in claim 9 wherein the data is transferred from the
 communication bus through the input interface unit to the
 input buffer memory unit, and wherein data is transferred
 from the output buffer memory unit through the output
- 21 22
- 23 11. (Original) The data processing system as

interface unit to the communication bus.

24 recited in claim 10 wherein the input buffer memory unit

- 1 and the output buffer memory unit are first-in/first-out
- 2 memory units.

3

4 Please amend Claim 12 as follows:

5

- 6 12. (Twice Amended) An Utopia interface unit for
- 7 providing an interface between an external data processing
- 8 unit and a direct memory access unit, the interface unit
- 9 comprising:
- an input buffer memory unit, the input buffer memory
- 11 unit providing data cells to the direct memory interface
- 12 unit, the input buffer unit applying an event signal to
- 13 direct memory access unit indicating that space is
- 14 available for a data cell in a transmit mode, the inp9ut
- 15 input buffer applying an event signal to the direct memory
- 16 access unit indicating that data cell is stored therein in
- 17 a receive mode;
- an interface input unit, the interface input unit
- 19 controlling the transmission of data cells from the
- 20 external processing system to the input buffer memory unit;
- an output buffer memory unit, the output buffer memory
- 22 unit receiving data cells from the direct memory access
- 23 unit; and
- 24 an interface output unit, the interface output unit
- 25 controlling transmission of data cells from the output
- 26 buffer memory unit to the external processing system;

```
1
         wherein the interface unit can operate in either a
    master-mode or a slave mode with respect to the external
2
    data processing unit.
3
4
                             The interface unit as recited in
5
         13. (Original)
    claim 12 wherein the input buffer memory unit and the
6
    output buffer memory unit are first-in/first-out memory
7
    units.
8
9
                             The interface unit as recited in
10
         14.
              (Original)
    claim 12 wherein the first-in/first-out memory units can
11
    store at least two data cells.
12
13
                             The interface unit as recited in
14
         15.
              (Original)
    claim 12 wherein data from the input buffer memory unit is
15
    transferred to the direct memory access unit in response to
16
17
    word-read signal from the buffer memory unit.
18
                             The interface unit as recited in
              (Original)
19
    claim 12 wherein data from the direct memory unit is stored
20
    in the output buffer memory unit in response to a word-
21
    write signal from the output buffer memory unit.
22
23
         17.
                             The interface unit as recited in
24
              (Original)
    claim 12 wherein data is transferred from the external
25
```

1 processing unit to the input buffer unit in response to the

2 cell-available signal from the input buffer unit.

3

4 18. (Original) The interface unit as recited in

5 claim 12 wherein data is transferred from the output buffer

6 memory unit to the external processing unit in response to

the cell-available signal from the output buffer memory

8 unit.

9

7

The interface unit as recited in 19. (Original) 10 claim 12 wherein the interface unit is operating in a slave 11 mode, the transfer of data cells from the input buffer 12 13 memory unit and the direct memory access unit being determined by a receive event signal, the transfer of data 14 cells from the direct memory access unit to the output 15 buffer memory unit being determined by a transmit event 16

18

17

signal.

20. (Original) The data processing system as 19 recited in claim 19 wherein the receive event signal is 20 21 generated when the input buffer memory unit has a complete data cell stored therein, the receive event signal being 22 cleared when transfer between the input buffer memory unit 23 and the direct memory access unit is begun, and wherein the 24 transmit event signal is generated when the output buffer 25 memory unit has space for a complete data cell, the 26 transmit event signal being cleared when the transfer of 27

the data cell to the output buffer memory unit from the direct memory access unit is begun.

3

Please cancel Claim 21.

5

21. (Currently Cancelled) The data processing 6 system as recited in claim 12 wherein the receive event 7 8 signal is generated when the buffer memory unit has a complete data cell stored therein, the receive event signal 9 being cleared when transfer between the buffer memory unit 10 11 and the direct memory access unit is begun, and wherein the 12 transmit event signal is generated when the buffer memory unit has space for a complete data cell, the transmit event 13 signal being cleared when the transfer of the data cell to 14 the buffer memory unit from the direct memory access unit 15 is begun. 16

17

18

Please add Claim 22.

19 22. (Newly Added) The data processing system of claim 1 wherein the transfer of data cells between the buffer 20 memory unit and the direct memory interface unit is 21 determined by an event signal, the event signal indicating 22 23 to the direct memory access unit that a data cell is stored in the buffer memory unit in the receive mode, the event 24 signal indicating to the direct memory access unit that 25 space for a data cell is available in buffer memory unit in 26 27 the transmit mode.